

$b \cdot \bar{d} + c \cdot \bar{d}$

2) $y = \frac{c}{c + a \cdot b}$
 $= \bar{c} \cdot a \cdot b$
 $= c \cdot (\bar{a} + \bar{b})$
 $= c \cdot \bar{a} + c \cdot \bar{b}$

3) $F(P, Q, R) = P \cdot Q'$
 $= P \cdot Q' \cdot R + P \cdot Q' \cdot R'$
 Sm(4,5)

4) $a + b \Rightarrow \overline{a + b}$
 $\Rightarrow \bar{a} \cdot \bar{b}$
 $\Rightarrow \overline{a \cdot a} \cdot \overline{b \cdot b}$

5) 65 hex
 0110 0101

6) sign exp fractio
 4 bits 5 bit
 ex cm 10 Lxxxxx
 hidden bit
 0 1010 .110000
 $+ 2^{10-10} \cdot 0.75 = 0.75$

7) $4 \frac{3}{4} \quad 0.5 \leq \text{fraction} < 1$
 $100.11 =$
 $\cdot 10011 \cdot 2^3$
 fraction 3/4 = 13
 1101

8) 0000
 0111
 1100
 0000

9)

PS	X	NS	Y
S0	S3	S1	0
S1	S0	S2	1
S2	S1	S3	1
S3	S2	S0	0

\Rightarrow

$q_1 q_0 X$	$q_1 + q_0 + Y$
000	1 1 0
001	0 1 0
010	0 0 1
011	1 0 1
100	0 1 1
101	1 1 1
110	1 0 0
111	0 0 0

 $\uparrow = DF_1$

\Rightarrow

DF_1	q_0
1	0
0	1
1	0
0	1

$DF_1 = \bar{q}_1 \cdot \bar{q}_0 \cdot \bar{X} + \bar{q}_1 \cdot q_0 \cdot X + q_1 \cdot \bar{q}_0 \cdot X + q_1 \cdot q_0 \cdot \bar{X}$

10)

q_1	q_0	Y
0	0	1
0	1	1
1	0	0
1	1	0

$Y = \bar{q}_1 \cdot q_0 + q_1 \cdot \bar{q}_0$

11) c)

12) c)

13) $t_{su} = 1ns$ $t_{xor} = 2.5ns$
 $t_h = 2ns$ $t_{inv} = 1ns$
 $t_{to} = 1.5ns$

a) input must be stable until $t_h - t_{xor} = 1 - 2.5 = -1.5ns$ after active edge
 $3.5ns$ before until $1.5ns$ before


b) $t_{co} + t_{xor} + t_{su}$ critical path
 $1.5ns + 2.5ns + 1ns = 5ns$ $f_{max} = \frac{1}{5ns} = 200MHz$

c) if can change $1.5ns + 1ns = 2.5ns$ after active edge

d) not correct

14) a) ORN $\%R1, \%R1 \Rightarrow \%R1 \text{ or } \%R1 \Rightarrow 1111 \dots 1$

15) The index in series is not increment (ie. address $\%R1, 4, \%R1$) so each loop iteration the value 6 in read \Rightarrow infinite.



17) (C)

on micro address 1792 %temp = 4 x RS1
1793 %Rd = %temp + RS

18) (d)


19) word size 64 bits \Rightarrow 8 bytes
 \Rightarrow 8 memory address in main memory.
 $8 = 2^3$ lowest 3 bits of for aligned address
???.?? 000

c) 13487848
1000

20) (C)

21) (d)

22) (a)




Req D3 and req D2
D2 has higher priority

answer C is not correct.
max. freq. in 1 sec

D1: $5 \times 20 \text{ ns} = 100 \text{ ns}$
D2: $10 \times 10 \text{ ns} = 100 \text{ ns}$
D3: $\frac{1000}{800} \times 80 \text{ ns} = \frac{100 \text{ ns}}{300 \text{ ns}}$

is 30%

23) 8MB = 2^{23} 22 ----- 0




21 ----- 0

ethernet 1MB = 2^{20} 19 ----- 0

shadowing allowed!
SetH = $A_{22} - Min$

24) SetH = $A_{22} - Min$ (a)

25)



(b)

26) chip, 32M x 4 bit

memory 1024 MB
word width 32 bit


chip width 4 } $\frac{32}{4} = 8$ columns
required with 32

$\frac{1024 \text{ MB}}{4 \text{ B}} = 256 \text{ M}$ } $\frac{256 \text{ M}}{32 \text{ M}} = 8$ Rows

(a)

chip.

27)



(c)